TERAFLUX | Exploiting dataflow parallelism in Teradevice Computing

Prof. Gao and Prof. Giorgi.

EU and USA cooperating on the dataflow execution model

Prof. Gao, one of most renown scientist for dataflow research joins the TERAFLUX project

Giving Publicity

Prof. Valero hosting world class research including TERAFLUX

TERAFLUX at work

Some TERAFLUX scientists at work

TERAFLUX architecture

The TERAFLUX architecture has been developed to enable TERAdevice computing (i.e. 1000 billion transistor on a chip or package) by 2020.

TERAFLUX extensions for HP COTSon simulator

TERAFLUX applications and Legacy applications can run on top of a Linux system: COTSon enables Dataflow Execution through DataFlow-Threads (DF-Threads) and/or Dataflow-Codelets

Double Execution

TERAFLUX can continue to run programs even in presence of faulty cores, nodes, or interconnects -- without requiring "whole system" checkpointing, thanks to the DataFlow execution.

OpenStream

OpenStream enables streaming programming on TERAFLUX. Parallel programs in StarSs/OmpSs can be interfaced to OpenStream too. OpenStream generates DF-Threads and T* Instructions

Deliverables

Look at the Deliverables section: many of them are publicly available and show the outcomes of the TERAFLUX project

TERAFLUX Papers

The Papers section lists all the scientific work published during the TERAFLUX project

TERAFLUX: Exploiting Dataflow Parallelism in Teradevice Computing

The TERAFLUX “Transformation Hierarchy”

What is TERAFLUX about?

Multi-cores and Many-cores
Multithreaded Execution
Programming Models
Reliability

Who is TERAFLUX?

The Partners are: University of Siena (Coordinator), Barcelona Supercomputing Center, CAPS Enterprise, Hewlett Packard, INRIA, Microsoft R&D, THALES SA, University of Augsburg,University of Cyprus, University of Manchester, and The University of Delaware.
The Coordinator (Scientific Manager) is Prof. Roberto Giorgi at the University of Siena
TERAFLUX is a Future Emerging Technologies (FET) INTEGRATED PROJECT (IP) granted by the European Commission’s FP7 IST programme’s FET Proactive initiative with 6.12 million euro (total cost 8.21 million euro). The project started on January 1^st 2010 and run for 51 months until March 31st 2014.

For further details on the Technical Approach, please click:

Read more about TERAFLUX: Exploiting Dataflow Parallelism in Teradevice Computing